

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

Applicant(s):	Daniel Iancu	Conf. No.:	3524
Serial No.:	10/617,188	Art Unit:	2611
Filed:	July 10, 2003	Examiner:	WANG, Ted M.
For:	<b>DOPPLER COMPENSATED RECEIVER</b>		

**AMENDMENT**

Mail Stop Amendments  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Sir:


In response to the official Office Action dated September 18, 2006, Applicant has amended the claims. Claim 1 is objected to and Claims 1-4, 6, 8, 10-23, 25, 27 and 29-31 were rejected under 35 U.S.C. 112. The suggested modification to Claim 1 has been made to overcome the objection. Independent Claims 1 and 20 have been amended to indicate that m and n are integers.

Since the subject matter of the claims have been indicated as directed to allowable subject matter, and they now meet the requirements of 35 U.S.C. 112, passage of this case to issue is respectfully solicited.

The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment, to Barnes & Thornburg LLP, Deposit Account No. 02-1010 (29083/40711).

Respectfully submitted,

**BARNES & THORNBURG LLP**



Perry Palan  
Reg. No. 26,213

## CLAIM LISTING

1. (Currently Amended) A communication receiver comprising:  
an antenna for receiving an input signal from a transmitter which is moving relative to the receiver;  
an A/D converter, connected to the antenna, for providing a sampled digital signal from the input signal; and  
a controller for receiving and demodulating the sampled digital signal from the A/D converter, and the controller, prior to demodulation of the sampled digital signal, compensates for a Doppler increased frequency by decreasing a cycle of m samples by one sample period every n samples and compensates for a Doppler decreased frequency by increasing the cycle of m samples by one sample period every n samples, where m and n are integers.
2. (Previously Presented) The receiver according to Claim 1, wherein the controller compensates for a Doppler increased frequency by skipping a sample period every n samples.
3. (Previously Presented) The receiver according to Claim 1, wherein the input signal has a cycle of m samples, and n is equal to or greater than m.
4. (Original) The receiver according to Claim 1, wherein the controller compensates for a Doppler increased frequency by shifting the sampled digital signal forward one sample period every n samples.
5. Canceled
6. (Previously Presented) The receiver according to Claim 1, wherein the controller compensates for a Doppler decreased frequency by adding a sample period every n samples.
7. Canceled
8. (Previously Presented) The receiver according to Claim 1, wherein the controller compensates for a Doppler decreased frequency by repeating a sample every n samples.
9. Canceled

10. (Previously Presented) The receiver according to Claim 1, wherein the controller correlates and tracks a known transmission frequency of the transmitter to the frequency of the input signal.

11. (Previously Presented) The receiver according to Claim 10, wherein the controller matches the phase of the sampled digital signal to the known transmission frequency of the transmitter.

12. (Original) The receiver according to Claim 11, wherein the controller includes a phase locked loop for matching the phases.

13. (Original) The receiver according to Claim 12, wherein the controller includes software for shifting and demodulating the sampled digital signal and the phase locked loop.

14. (Original) The receiver according to Claim 1, wherein the controller includes software for shifting and demodulating the sampled digital signal.

15. (Original) The receiver according to Claim 1, wherein the controller integrates the demodulated sampled digital signals using a sine-cosine table.

16. (Original) The receiver according to Claim 15, wherein the controller correlates the integrated digital signal to stored PN sequences.

17. (Previously Presented) The receiver according to Claim 1, wherein the controller identifies how many transmitters' transmission are in the input signal and compensates and demodulates the sampled data for each identified transmitter, in parallel.

18. (Original) The receiver according to Claim 17, wherein the controller is a multi-threaded processor.

19. (Original) The receiver according to Claim 1, wherein the input signal is sampled at least eight times per cycle of the input signal.

20. (Currently Amended) A method of compensating for a Doppler change of frequency in a communication receiver comprising:  
converting a received signal into a sampled digital signal;  
determining the Doppler change of frequency from a known transmission frequency;

for a Doppler increased frequency, decreasing a cycle of  $m$  samples by one sample period every  $n$  samples and for a Doppler decreased frequency, increasing a cycle of  $m$  samples by one sample period every  $n$  samples, where  $m$  and  $n$  are integers; and demodulating the compensated sampled digital signal.

21. (Previously Presented) The method according to Claim 20, wherein for a Doppler increased frequency, skipping a sample period every  $n$  samples.

22. (Previously Presented) The method according to Claim 20, wherein the input signal has a cycle of  $m$  samples, and  $n$  is equal to or greater than  $m$ .

23. (Original) The method according to Claim 20, wherein for a Doppler increased frequency, shifting the sampled digital signal forward one sample period every  $n$  samples.

24. Canceled

25. (Currently Amended) The method according to Claim 20, wherein for a Doppler decreased frequency, adding a sample period every  $n$  samples.

26. Canceled.

27. (Original) The method according to Claim 20, wherein for a Doppler decreased frequency, repeating a sample every  $n$  samples to shift the sampled digital signal.

28. Canceled.

29. (Original) The method according to Claim 20, including identifying how many transmitters' transmission are in the input signal and shifting and demodulating the sampled data for each identified transmitter, in parallel.

30. (Original) The method according to Claim 29, wherein the method is performed on a multi-threaded processor.

31. (Previously Presented) The method according to Claim 20, wherein the input signal is sampled at least eight times per cycle of the input signal.